

	H	OP	XTND	ADDR	(TA)	BH	Z1	Z2	(SLAV-STUS)
	PRE	SR	DEV	Z0	BT1	DATA_H	DATA_L	CRC	BT2 Z3 SP ACK E
	7	6 5	5 5 5	4 4 4	3 3 3	3	2 2 2	1 1 1	0 0 0 0 0 0
	4	0 9	8 7 6 4 3 1 0	3 2 1	4 3 2 1	4	3 2	5 4 3	6 5 4 3 2 1 0
RD: H...H	1 00	101	VVV XXXXXXXXX	0 AAAAAAA	Z B	DDDDDDDD	0 DDDDDDDD	0 CCCCCCCC	0 1 0 0 1Z
moe:.....	*	**	***	*****
soe:.....	*****	*	*****	* * * *
									~301A ~302A ~303A
WR: H...H	1 00	001	VVV XXXXXXXXX	0 AAAAAAA	0 1	DDDDDDDD	0 DDDDDDDD	0 CCCCCCCC	Z 1 0 0 1Z
moe:.....	*	**	***	*****	*	*****	*	*****
soe:.....	* * * *
									~304A ~305A ~306A
crc_gen:	.	..	***	*****	.	*****	*	*	- - - - -
crc_chk:	.	..	***	*****	.	*****	*	*	~307A ~308A
									- - - - -
^									
+-----+									

(restart if input not all 1's)

Fig. 3A




Fig. 3B

PRE	H	SR	OP	DEV	ADDR	BT1	DATA_H	Z1	DATA_L	SP
5	3	33	3	3	2	2	2	1	1	0
3	9	876	5	3	2	1	0	9	2	10
RD: H...H 1 00 110 VVV AAAAAAA Z B DDDDDDD 0 DDDDDDD 0 1Z ~301C										
moe:..... * ** *** ***** . . ***** * ***** * * *										
Soe:..... ***** * ***** * * *										
WR: H...H 1 00 010 VVV AAAAAAA 0 1 DDDDDDD 0 DDDDDDD 0 1Z ~304C										
moe:..... * ** *** ***** * * ***** * ***** * * *										
Soe:..... ***** * ***** * * *										
^ (restart if input not all 1's)										
+---+										




Fig. 4




Fig. 5




Fig. 6

PRE	ST	OP	PRT	DEV	TA	ADDRESS/DATA	IDLE
6	3 33	32 2	2 2	1 11	1	0 0	0 0
4	3 21	09 8	4 3	9 87	6	1 0	1 0
Address	1...1	00 00	PPPPP	EEEE	10	AAAAAAAAAAAAAA	Z
Write	1...1	00 01	PPPPP	EEEE	10	DDDDDDDDDDDDDD	Z
Read	1...1	00 11	PPPPP	EEEE	Z0	DDDDDDDDDDDDDD	Z
Read inc.	1...1	00 10	PPPPP	EEEE	Z0	DDDDDDDDDDDDDD	Z
Field	Bits						
PRE	64:33 (32)	--	preamble				
ST	32:31 (2)	--	start of frame				
OP	30:29 (2)	--	operation code				
(ADDR=00,WR=01,RD=11,RDINC=10)							
PRTAD	28:26 (5)	--	port address				
DEVAD	25:19 (5)	--	device address				
TA	18:17 (2)	--	bus turnaround phase & transfer acknowledge				
ADDR/DATA	16:1 (16)	--	address or data				
IDLE	0 (1)	--	end of transmission				
	65	--	transaction bit length				

Fig. 7
(Prior Art)